Abstract -An improved implementation of the constantfrequency hysteresis current control of three-phase voltage source inverters is presented. A simple, self adjusting analog prediction of the hysteresis band is added to the phase-lockedloop control to ensure constant switching frequency even at high rate of output voltage change, such as required in active filters, fast drives and in other high demanding applications. This provision also improves the relative position of phase modulation pulses, thus reducing the current ripple.
I. INTRODUCTION
Hysteresis current control of VSI inverters offers an unsurpassed transient response, in comparison with other analog and digital techniques, which makes advisable to adopt this method in all cases where high accuracy, wide bandwidth and robustness are required [ 1-51. Hysteresis control is essentially an analogic technique. Despite the advantages given by the digital controls, in terms of interfacing, maintenance, flexibility and integration, their accuracy and response speed are often inadequate for current control in high demanding applications, such as active filters and high precision drives [6-lo] . In these cases the hysteresis method can be a good solution, provided some improvements are introduced to overcome its main limitations, which are the variations of the switchmg frequency and the sensitivity to phase commutation interferences. At this purpose, a variety of provisions, both analog and digital, have been proposed by several authors [ll-181. According to the actual trend, some proposals are almost completely digital, limiting the analog functions only to the band crossing detection [19, 20] .
However, when high switching frequency is demanded, analog solutions offer the fastest performance with a relatively simple implementation. A fully analogic technique, which eliminates the interference and gives constant switching frequency, was presented some time ago in [ll] . This technique was extensively used and proved to be robust and reliable. By means of a phase-locked-loop control (PLL) it synchronizes the phase commutations to a clock, thus ensuring the control of the reciprocal positions of the phase pulses. In this condition, similarly to the vector modulation, ripple and noise in the load are reduced. However, the synchronization becomes difficult in presence of fast variations of the output voltage, which occur when fast transients or high order harmonics are met.
A substantial improvement in system response can be achieved, without affecting the stability, by adopting a feed-forward calculation of the hysteresis band. The first idea based on this approach, has been recently proposed by Q. Yao and D.G.Holmes [18] . This method solves the problem of obtaining constant switching frequency by a purely feed-forward algorithm which calculates the hysteresis band as a function of system variables.
A M e r improvement of the feed-forward calculation of the hysteresis band is proposed in the present paper. It is characterized by the use of both a feed-back and feed-forward control, which allows a non critical estimation of the system parameters, and even a self-adjusting capability to the parameter variations. Moreover, by the use of a proper estimation algorithm, operations such as multiplications and divisions, which are difficult to implement by analog components, are eliminated, so that a very limited number of conventional analog components is needed. Finally, the reciprocal pulse position is kept under control, while the feedforward action helps the PLL action; thus, the PLL bandwidth can be reduced, resulting in a better stability. The proposed method is well suited to high frequency, high performance current controls.
PRINCIPLES OF OPERATION

A . Three-phase Decoupled Hysteresis Control
In order to explain the proposed feed-forward method, let us recall first the basic concepts of the constant-frequency, interference decoupled hysteresis current control described in [ 111.
In Fig. 1 a three-phase voltage source inverter is shown with the equivalent scheme of a typical load. This represents equally well a motor or an output LC filter followed by a generic load.
The load equations are
Once decoupled, hysteresis current control can be performed in each phase independently. The instantaneous phase voltage has a rectangular waveshape of amplitude B/2, with duration T~ of the positive pulse and zn of the negative one, for a total period T (Fig.   2) . As usually the effects of load resistance R can be neglected, and -the reference voltage can be considered constant during a 2 modulation period, from (7) it results that current error 6' has a triangular behaviour and the average of the phase voltage over T is equal to U *. By defining the normallzed phase voltage Fig. 1 Three-phase inverter with motor load.
where U and i are respectively vectors of the inverter output voltages and currents, uo is the load midpoint voltage and 1 is the unity vector. All voltages are referred to the supply midpoint. If i* are the reference currents, the phase reference voltages may be defined as and with reference to Fig. 2 , it can be derived
zit +e U* =Ri*+Ldi T~= T --T~= T __ 2 2 and the instantaneous current errors as
where p is the width of the hysteresis band. Equation (9) shows that, if p is constant, a variable modulation frequency is produced. To obtain a constant period T,, the hysteresis band should vary in dependence ofu, Due to the action of load idpoint voltage uo, each Phase current error is affected by the commutations in the other phases. ?AIS interference causes severe irregularities in the ordinary hysteresis operation. By introducing a decoupling term S" such as
The classic analogic tool to control p so as to obtain a fixed frequency is a phase locked loop (PLL) . This solution, proposed in [Ill, employs the hysteresis modulator as a nonlinear voltage controlled oscillator (VCO) (Fig. 3 , except the part withm the dashed frame). It can be adopted also in three-phase systems, as the decoupling eliminates the phase mutual dependence and reduces the waveform irregularities of the error signal 6'.
An interesting feature of PLL is that it keeps under control not only the modulation frequency, but also the phase of the output
an interference free modulation can be obtained if the hysteresis control is performed on the decoupled error terms (6) 6 ' = 6 -6 " instead of total errors S. Indeed, from Eqs. (1)- (6) it results whch shows that terms 6' are independent from M O - Fig. 2 Hysteresis comparator operation. Fig. 3 Constant-frequency hysteresis current control voltage pulses. For three-phase systems, by using the same reference clock for all phases, it allows to approach the "centered pulses" condition which is characteristic of vector control and gives an optimal reduction of the current ripple [21] . Unfortunately, while the PLL is very effective in ensuring a stable lock to the clock frequency reference, only for quite slow variation rates of U, it is able to limit the phase displacements + (Fig. 2) , so as to give reduced current ripple. To make the band width p to fit fast variations of U, with small displacement angle, a high PLL bandwidth is called for. This requirement, however, is in conflict w i t h the stability conditions, mainly because of large loop gain variations which are produced by the changes of U,, according to (9) .
An alternative approach to the constant frequency operation is proposed in (IS) , where an open loop prediction of the proper bandwidth is adopted. This solution is able to ensure fast response, as it is not affected by stability problems. However, to be accurate, the method requires a precise estimation of the system parameters. Moreover, the centered condition is not ensured, since there is no direct control of the phase of modulation pulses.
C. Feed-ForwardZFeed-Back Modulation Frequency Control
To overcome the limitations of the previous constant-frequency hysteresis controls, a combined approach can be adopted: a feedforward band prediction tracks the variations of the output voltage, leaving to the PLL the task of keeping the phase displacement under control and correcting for the estimation errors. The benefits of t b s approach are enhanced, if the prediction can be implemented in a simple way.
The basic scheme of such a control is shown in Fig. 3 . The hysteresis band amplitude is obtained by the sum of the PLL term p 1 and of the feed-forward term p2.
The PLL loop has the same structure described in [l 1 J, with a three-state, edge triggered phase detector (like that of the comparator II available in the IC CD4046 of the CMOS logic series) followed by a PI filter. This type of detector guarantees a capture range equal to the lock range and gives a zero average phase error. The implementation of the detectorhilter functions, included a lower limitation of the band amplitude and the centering of the pulses with respect to the clock reference, can be done in various ways [I 1,221 , but results essentially in the same transfer function.
The band estimator block calculates p2 in function of un, according to (9) and (10). Thus, it needs as its input only the signal q, while the reference period T,.=IY,. is considered a datum.
The hysteresis comparator is common to the two loops. It has as inputs the error signal 6' and the band p, and produces the two complementary command signals q and T , which carry the frequency and phase informations.
With an ideal estimator performance, 82 would be equal to the theoretical value of p given by (1 l), which is independent from the actual modulation fkequency j In this hypothesis, the PLL output p1 would be always nul, resulting in a zero phase error. In practice, in addition to the circuit errors and inaccuracies, some approximations may be introduced in the estimation process in order to allow a simple implementation of the estimation block. Thus, the PLL has to correct for these inaccuracies, requiring some amount of phase error.
A simple implementation of the band estimator can be derived by rearranging equations (9) 
L
The second expression of p2 in (12) can be approximated as follows with an error as smaller as modulation frequency approachesf,.
The implementation of (14) can be done in a simple way, as shown in Fig. 4 . The reference voltage V,. is integrated over time intervals T~ and T, with a time constant R/C,=TJ2. The integrated output Uj is nulled at every transition of the driving signal q, thus producing a series of triangles whose area is proportional to ~~2 and to ~, 2 , as shown in Fig. 5 . A low pass filter gives U ' which follows the average value of Ui, calculated over the actual period T. Thus, Uf corresponds to the second addendum of (14). The approximated value of p2 is obtained simply by adding V,.
The proper value of V,. can be obtained without the knowledge of the load parameters. Indeed, according to (1 I), a correct value of V,. should reduce to zero the PLL output PI. Even taking into account the presence of ripple, this condition is met for the average value of p 1. Thus, a simple integral control is sufficient to estimate V,, as indicated in Fig. 3 . It can be demonstrated that V,. can be employed also in the calculation of decoupling term 6", thus giving the control a full self-adjusting capability. Of course, more precise estimators may be devised, based on (12) or like that adopted in [18]. They give an almost exact calculation of p2, affected only by an one modulation period delay, but they typically require at least one multiplier or divider per phase. When associated to the PLL loop, they would allow a tight control of the modulation phase displacement.
STABILITY ANALYSIS
In principle, estimation of p2 according (1 1) does not depend on the actual kequencyj Thus, estimation is a feed-forward path and the stability conditions are determined only by the PLL path.
As known, the PLL phase detector can be modelled as an integrator
I PHD =-
S
The filter following the PLL has typically a PI structure being Kp the hgh frequency gain and T, the zero of the filter.
The hysteresis modulator inputs are U, and p. The corresponding transfer functions HU and Hp are obtained by derivation from (S), taking into account thatfilm
The PLL block scheme is represented in the upper part of and taking into account that, at the equilibrium, the condition (1 1) is satisfied
The GP gain varies appreciably with U,. As an example, for a variation range of U, between S . 9 , GP vanes in a ratio of 1 to 5.3.
To ensure stability in every condition, a suitable choice of the loop parameters must be done. In Fig. 7 the asymptotic Bode diagrams for the maximum and minimum gains, corresponding to the choice adopted for the experimental tests, are shown.
If an exact, truly feed forward estimation was performed, &IS limitation would not be of concern, as PLL has only the task of compensating for minor errors.
On the contrary, if an estimator approximated implementation, like that proposed above, is adopted, besides the feed forward action also an additional feedback path is generated. This acts in parallel to the PLL path, with the hysteresis comparator as a common block, as shown in Fig. 6 . Indeed, in ths case pz is both function of U, and of$ By deriving (14) The closed loop gain GE of the estimation path, considered alone, is derived from (ll), (13), (18) , (20), (22) and assuming thatf=fr GE varies with U, even more than GP. For the same modulation index as above, the variation ratio becomes roughly 1 to 10. If V, has the proper value given by (13) and u,=O, GE has a low frequency amplitude equal to 1. At high values of U,, near the unity, the low pass filter reduces the feedback gain before the modulation frequency&. Typical Bode diagrams of GE are shown in Fig. 7 .
The two feedback loops, acting in parallel, result in an overall loop gain GS given by their sum GS =GP +GE (24) To ensure the stability, for any value of U,, the crossing of GS with the unity gain must be kept below f , by a suitable margin.
The filter LP, needed to smooth the ripple and to ensure stability, limits also the feedforward action at high modulation frequencies. This affects mainly the effectiveness of the band estimation in reducing the phase displacements.
It should be pointed out that these limitations interest only the phase relationship between the phase pulses and affect only the current ripple. As in every hysteresis modulation, the average error over a modulation period remains essentially near zero.
IV. SIMULATION
The proposed control was extensively simulated to test its effectiveness and to evaluate the improvements with respect to the original constant-frequency hysteresis method [ 1 1, 221 and to other current control methods [l-51. The simulation was also employed for the choice of suitable parameters for the PLL and for the band estimator, in order to optimize the response, while ensuring stability and robustness. As a results of this trade-off process, it was found that it is advisable to keep the PLL bandwidth slightly lower than that of the estimator filter.
As an example of simulation results, in Fig. 8 the results obtained by the approximated hysteresis band estimation are shown: the behaviour of the estimated band is compared with that given by the PLL acting alone.
In Fig. 9 the results of the feed-forward action are shown: the term p2, given by the approximated estimator, almost coincides with the band p, while the mean value of the PLL output p1 is kept near to zero.
In Fig. 10 the current error produced by the PLL control acting alone and that given by the proposed feed-bacwfeed-forward control are shown: noticeable improvement is obtained due to better phase pulse synchronization.
In Fig. 11 the performance of the proposed control is illustrated, including the transient response. Phase current i and its reference i*, together with the total error 6 are reported. The fast recovery after transient and the good accuracy can be appreciated. For comparison, the same quantities obtained in the same conditions by a classic ramp-comparison control and by a dead-beat control (both tailored for an optimum response) are shown in Figs.  12 and 13 respectively. In Figs. 14, 15 and 16 the corresponding error spectra, calculated in steady state conditions are reported. The reduced contents of the error component at the fundamental frequency, typical of the hysteresis control is evident.
The above simulations were run assuming the same load and control parameters specified for the experimental tests. 
V. EXPERIMENTAL. TESTS
The proposed control was tested on an IGBT inverter feeding a 2 kW induction motor. The measured motor parameters were: In Fig. 17 the transient response is shown, for three-phase symmetric currents of 4.7A m s . The load e.m.f was estimated to be e = 67 Vrms, being the maximum normalized voltage U, = 0.8. In Fig. 18 a detail of a transient in the same conditions is shown, demonstrating the good transient recovery typical of the hysteresis controls.
In Fig. 19 the combined action of PLL and feed-forward is shown, demonstrating that the feed-forward gives almost the entire value of the total band j3.
In Fig. 20 the effects of the feed-forward action on the total ripple 6, due to the "centering" action on the phase pulses is illustrated. The results can be compared with the ripple given by a control with the PLL alone.
In Figs. 21 and 22 the centering effect is directly proven. The voltage pulses of the three phases are shown, together the clock signal synchronizing the phase PLLs (on its rising edge).
VI. CONCLUSIONS
An improved hysteresis current control technique for voltage source inverters is proposed in the paper, which ensures good control of the position of voltage modulation pulses of the phase output voltages. This allows to approach the optimal condition of "pulse centering", which characterizes the classic three-phase voltage vector control, resulting in a minimization of the current ripple.
The method is an improvement of a constant frequency hysteresis control method already developed and applied [ll] . It can be implemented by a very simple scheme and inexpensive components. Due to its simplicity, self-adjusting capability and robust performance, the method is suitable to an integrated implementation, by means of hybrid or ASIC units.
The technique offers all the advantages of the hysteresis controls, in terms of accuracy, robustness, transient response and bandwidth.
The proposed method was implemented and tested, demonstrating reliable and high quality performance. 
